


Simple Test of Complex Things

Production-Oriented Assembly and System Test



Do you still **waste** valuable **time** when taking your prototypes into operation?

Simple troubleshooting via detailed and graphical fault analysis

JTAG

Do you still **awkwardly** solder your flash components for **programming**?

In-system programming of ICs from all vendors through one tool

BScan!

Do you still ask yourself how to **measure** the **levels** on your **BGA pins**?

Access to all digital component pins via four-wire-bus

by GÖPEL electronic

JTAG / Boundary Scan is your solution – all you need is a fistful of design rules!

- Boundary scan self-architecture allows simultaneous driving and measuring
- Increased current efficiency of the output stages (24mA)
- Unstress existing characteristics in mode 1 and mode 3
- HOTSWAP
- +25mA standby current
- Stable after power on
- extended IEEE1149.1 set of instructions
- Maximum TCK frequency of 30 MHz
- operating voltage for each part from 1.8 to 5V
- LQFP 64 package

according to IEEE 1149.1


2 General Description

CDR10 (Configurable I/O Boundary) is a universal parallel I/O (PIO) device with extended boundary-scan capability according to IEEE 1149.1. It is manufactured in a 0.8 µm CMOS technology as a 64-pin package.

Thanks to special configuration pins, it can be operated in 4 different modes. Whereas CDR10 does only function as a boundary-scan transceiver with 32 channels in mode 1, it can be used as a 16-bit PIO with internal bus registers in mode 2 and mode 3. A total number of 8 separately controllable I/O channels (32-bit PIO) are available in mode 4. CDR10 is organized in 4 I/O ports, with a width of 8 bit each. Each port can be operated simultaneously with different voltages within the range from 1.8 to 5.0 V. Depending on the selected configuration, CDR10 can be used for pure boundary-scan test applications, as a peripheral circuit for microprocessors, as a test connector or as a special bus transceiver in an extremely large voltage range.

The extended boundary-scan architecture according to IEEE 1149.1 includes a control self and

IEEE 1149.1 standard conformity



Shift chain layout

```

2014 #...
2015 #...
2016 #...
2017 #...
2018 #...
2019 #...
2020 #...
2021 #...
2022 #...
2023 #...
2024 #...
2025 #...
2026 #...
2027 #...
2028 #...
2029 #...
2030 #...
2031 #...
2032 #...
2033 #...
2034 #...
2035 #...
2036 #...
2037 #...
2038 #...
2039 #...
2040 #...
2041 #...
2042 #...
2043 #...
2044 #...
2045 #...
2046 #...
2047 #...
2048 #...
2049 #...
2050 #...
2051 #...
2052 #...
2053 #...
2054 #...
2055 #...
2056 #...
2057 #...
2058 #...
2059 #...
2060 #...
2061 #...
2062 #...
2063 #...
2064 #...
2065 #...
2066 #...
2067 #...
2068 #...
2069 #...
2070 #...
2071 #...
2072 #...
2073 #...
2074 #...
2075 #...
2076 #...
2077 #...
2078 #...
2079 #...
2080 #...
2081 #...
2082 #...
2083 #...
2084 #...
2085 #...
2086 #...
2087 #...
2088 #...
2089 #...
2090 #...
2091 #...
2092 #...
2093 #...
2094 #...
2095 #...
2096 #...
2097 #...
2098 #...
2099 #...
2100 #...

```

COMPLIANCE PATTERNS

Excerpt from a BSDL file

1. IC Selection

As many Boundary Scan enabled ICs (integrated circuits) as possible should be utilised to achieve the highest test coverage. On the one hand, a higher test coverage is obtained because a larger number of pins testable by Boundary Scan can be contacted. On the other hand, even more precise diagnostic are possible if several of such pins exist on a net.

How do you now if your component can be tested via Boundary Scan? Have a look in the component's data sheet and check for information about IEEE 1149.1 standard conformity.

2. Shift Chain Layout

Connect the Boundary Scan ICs to one or several shift chains. Pay attention to correct layout and test bus signal schedule.

3. General Conditions

Compliance conditions determine the pin connections to enable Boundary Scan tests. The respective section starts with the attribute "COMPLIANCE_PATTERNS", being an optional part of the BSDL file.

4. Programming of Large Data Sets

There are often opportunities for speed optimisation, e.g. by external access to the write signal during flash programming. Enable this access, for instance by an additional signal in your JTAG connector.


5. Access to Structures not Testable with Boundary Scan

Many ICs not testable by Boundary Scan can mostly be checked by other test methods, such as a NAND-tree test. These tests can be switched on and off via a pin. Connect this pin with a Boundary Scan IC to include the non-Boundary Scan ICs into your test.

Glossary

- BGA** – Ball Grid Array
Housing type with ball-shaped pins at the chip's bottom side
- BSDL** – Boundary Scan Description Language
Language to describe Boundary Scan abilities
- IEEE 1149.1** – Boundary Scan Standard
Describes the static digital connection test (a. o. the BSDL file structure)

Authorised Distributor:



ISO 9001 certified

GOPEL electronic GmbH
 ••• Goeschwitzer Straße 58 / 60
 07745 Jena / Germany
 Tel: + 49 (0) - 36 41 - 68 96 - 0
 Fax: + 49 (0) - 36 41 - 68 96 - 944
 Email: sales@goepel.com
 Internet: www.goepel.com