


Applikation

JTAG/Boundary Scan



E·S·A

Embedded System Access

MORE than JTAG

BSDL Verification • Design Validation • Hardware Debugging • Component Programming •
Structural Test • Functional Test • Emulation Test • Mixed Signal Test • Optoelectric Test

ITAG/Boundary Scan Versatile JTAG/Boundary Scan Application

The V-Model Leads the Way

Each **product life cycle** is defined by the following stages:

- hierarchical prototype development and validation
- pilot run production and testing
- field maintenance and repair of serial products.

All of these stages are based on their own processes and require **target-oriented applications**. In essence, the foundation for high product quality is already laid in the development labs.

The „**V-model**“ plays a significant part in controlling increasingly complex designs. It defines adequate partial verifications for each hierarchical


development stage by means of **specific test procedures**. These verifications include:

- structural tests (structural validation of the hardware)
- functional tests (functional validation of the modules)
- integration tests (interface validation of the modules)
- system tests (functional validation of the prototype)

In addition, parametric tests with firmware or hardware specifically programmed in part to optimise the prototype are typically performed in the course of these validations. This leads to a series of **other procedures** such as:

- performance tests (optimisation of the system performance)
- stress tests (optimisation of the system stability)
- reconfigurations (flash/PLD/MCU programming)

Even though the final objectives in the **individual stages of the product life cycle** differ, they use a number of essentially **identical test and programming applications**.




The **V-model** harmonises development and validation

Feature	Laboratory	Production	Field
Objective	marketable prototype	salable batch product	available system
Test focus	• design error	• production error	• operating error
Optimisation criteria	• development period • validation quality • time-to-market • fast prototyping • reliability • testability	• fault coverage • test throughput • diagnosis quality • test costs • yield • repair costs	• diagnosis costs • repair time • repair costs • maintenance costs • calibration costs • MTTF/MTBF
Test processes	• structural test ¹ • functional test • system test • integration test • performance test • stress test	• structural test ¹ • functional test • system test • diagnosis test ² • self-test ² • HASS/HALT	• structural test ¹ • functional test • system test • diagnosis test ² • self-test ² • remote test ²
Debugging processes	• firmware • hardware	• hardware	• hardware • software ²
Programming processes	• PLD/FPGA • flash memory • micro controller	• PLD/FPGA • flash memory • micro controller	• PLD/FPGA ² • flash memory ² • micro controller ²

¹ via JTAG/Boundary Scan ² requires Embedded System Access (ESA)

Access to the unit under test (UUT) in order to execute the desired application is a **key issue** in the case of all above mentioned processes.

Using the Embedded System Access (ESA) offers the unique opportunity to use **standardised** multi-dimensional platforms for JTAG/ Boundary Scan based instrumentation through **all product life cycle stages**, while **continuing to use** existing applications.



Overview of a **product life cycle**






Further information on **Embedded System Access** technologies and our **products** is available at

goepel.com/en/esa

goepel.com/en/esa/instruments

ITAG/Boundary Scan

The Proper Tool for Each Application



Keeping Track of the Entire Workflow

In addition to the **core process** for testing and programming, successful project development also requires a number of **supplementary processes** such as:

- BSDL validation
(BSDDL: Boundary Scan Description Language)
- Test program debugging
- Hardware debugging
- Optimisation of testability
- Optimisation of fault coverage

For these processes, too, we offer fully integrated support as part of the available hardware and software platforms, thus ensuring that the **entire workflow** can be covered in a **single system environment**.

Objective	Software/hardware	
BSDDL validation	<ul style="list-style-type: none"> • Syntax check • Semantics check • Techn bench generation for simulations • Physical verification of the BSDDL file against the silicon 	<ul style="list-style-type: none"> • TAP Checker • Syntax & Semantic Checker • ATPG/PFD Infrastructure • Device Checker Hardware
Debugging	<ul style="list-style-type: none"> • Test program debugging • Pin toggling • Scan cell toggling • Data register watching • Data register loading • Waveform analysis • Network analysis • Instructions change • Circuit verification • Fault isolation • Pin status detection 	<ul style="list-style-type: none"> • ScanAssist Interactive Pin-Toggler • ScanAssist Multi Mode Debugger • ScanVision Schematic • ScanVision Layout • ScanVision Virtual Schematic • Advanced Vector Browser • PicoTAP, SCANBOOSTER or SCANFLEX Controller
Test optimisations	<ul style="list-style-type: none"> • Testability reviews • Optimisation of test coverage • Maximisation of throughput • Definition of the test strategy • Qualification of the integration strategy 	<ul style="list-style-type: none"> • Design and Testability Explorer • Test Coverage Analyser • ScanVision Schematic • ScanVision Layout • ScanVision Virtual Schematic

All processes are included in the principle of **graphic project development** on which the SYSTEM CASCON is based.
















This is made possible by extremely powerful **visualisation tools**, such as **Mission Assist™** oder **ScanVision™**, which are fully integrated into the software platform. In addition, we offer a broad range of **ATE integration packages** and **automated inspection systems** aimed specifically at test optimisation.

Detailed information and datasheets on our **products** and **integration solutions** are available at

goepel.com/en/esa/instruments
goepel.com/en/esa/integration

ITAG/Boundary Scan

Overview: Functional/Emulation Tests, Programming

Functional/ emulation tests	Test coverage	Speed ²	Controller			Required I/O modules	Required software tools
			PicoTAP	SCANBOOSTER	SCANFLEX		
 Internal chip test	<ul style="list-style-type: none"> Connections to core logic Core functions 	<ul style="list-style-type: none"> static 	●	●	●		<ul style="list-style-type: none"> SVF Compiler 
 Cluster test	<ul style="list-style-type: none"> Connections to the cluster Cluster functions Connections within the cluster 	<ul style="list-style-type: none"> static 	●	●	●		<ul style="list-style-type: none"> ATPG Clusters (Waveform) ATPG/PFD Clusters (Truth Table) 
 Board I/O test	<ul style="list-style-type: none"> Connectors Peripheral I/Os Board functions Connections within boards Simulated functions by means of DTIF* <small>*(Digital Test Interchange Format, IEEE 1445)</small>	<ul style="list-style-type: none"> static at-speed* <small>*PXI or SCANFLEX I/O modules</small>	●	●	●	<ul style="list-style-type: none"> CION Modules PXI I/O modules SCANFLEX I/O modules 	<ul style="list-style-type: none"> ATPG/PFD IEEE 1445 (DTIF) ATPG/PFD Clusters (Truth Table) ATPG Clusters (Waveform) 
 Core-assisted RAM access test	<ul style="list-style-type: none"> SRAM connections DRAM connections DDR-SDRAM connections Inline buffer 	<ul style="list-style-type: none"> at-speed 			●		<ul style="list-style-type: none"> AVTG¹ Dynamic Memory Access PFD Memory Access VarioTAP IP for micro processor  
 Core-assisted system bus test	<ul style="list-style-type: none"> Bus connections Write and read functions Bus device functions Board and system functions Switches, LEDs, displays 	<ul style="list-style-type: none"> at-speed 			●		<ul style="list-style-type: none"> AVTG Bus Devices PFD Clusters (Truth Table) VarioTAP IP for micro processor  
 Core-assisted I/O test	<ul style="list-style-type: none"> Analog and digital I/Os Communication bus interface Actuators, sensors System bus interface 	<ul style="list-style-type: none"> at-speed real time 			●	<ul style="list-style-type: none"> CION Modules PXI I/O modules SCANFLEX I/O modules including Bus Acces Cables ICT¹/FPT¹/FCT¹ channels 	<ul style="list-style-type: none"> AVTG Bus Devices Basic VarioTAP Test Generation VarioTAP IP for micro processor  

Boundary Scan methods

Processor Emulation Test

¹ AVTG: Automated VarioTAP Test Generator • ICT: In-Circuit Tester • FPT: Flying Probe Tester • FCT: Functional Tester
² Speeds: real time > at-speed > static

Programming of components	Test coverage	Speed ²	Controller			Required I/O modules	Required software tools
			PicoTAP	SCANBOOSTER	SCANFLEX		
 PLD/FPGA programming	<ul style="list-style-type: none"> Programmable Logic Device (PLDs) Field Programmable Gate Arrays (FPGAs) 	<ul style="list-style-type: none"> Depends on the controller 	●*	●*	●		<ul style="list-style-type: none"> PLD Program Generators 
 Boundary Scan flash programming	<ul style="list-style-type: none"> Parallel NAND flash memory Parallel NOR flash memory Serial flash memory (I²C, SPI) Electronic multimedia cards Phase-change memory 	<ul style="list-style-type: none"> Low to medium <small>Recommended: high-speed programming via VarioTAP or ChipVORX</small>	●*	●*	●		<ul style="list-style-type: none"> Automated Flash ISP (AFPG) 
 Micro controller programming	<ul style="list-style-type: none"> On-chip flash of micro controllers (MCU) 	<ul style="list-style-type: none"> High-speed up to turbo-speed* <small>*if flash image transfer via LAN is available</small>			●	<ul style="list-style-type: none"> SCANFLEX I/O modules including Bus Acces Cables <small>Option for flash image transfer via LAN</small>	<ul style="list-style-type: none"> Automated VarioTAP Flash ISP (AFPG) VarioTAP IP for micro processor  
 Core-assisted flash programming	<ul style="list-style-type: none"> Parallel NAND flash memory Parallel NOR flash memory Serial flash memory (I²C, SPI) Embedded multimedia card (eMMC) Phase-change memory 	<ul style="list-style-type: none"> High-speed up to turbo-speed* <small>*if flash image transfer via LAN is available</small>			●	<ul style="list-style-type: none"> SCANFLEX I/O modules including Bus Acces Cables <small>Option for flash image transfer via LAN</small>	<ul style="list-style-type: none"> Automated VarioTAP Flash ISP (AFPG) ChipVORX IP  
 FPGA-assisted flash programming	<ul style="list-style-type: none"> Parallel NAND flash memory Parallel NOR flash memory Serial flash memory (I²C, SPI) FPGA boot flash Phase-change memory 	<ul style="list-style-type: none"> High-speed up to turbo-speed* 			●		<ul style="list-style-type: none"> Automated Flash ISP (AFPG) ChipVORX IP  


Boundary Scan methods

Core-assisted Programming

FPGA-assisted Programming

ITAG/Boundary Scan

Applications Based on Embedded System Access (ESA)




Classification of Target Applications

Each **application** pursues certain **basic objectives**, such as testing, programming, debugging or validation, and is defined by certain very specific characteristics, such as execution speed, execution environment or interaction with other instruments. In this context, the **following application types** are especially important for **Embedded System Access (ESA)**.

Application type	Key application contents
Structural test	Checking the proper connection between the various circuitry elements
Functional test	Checking the proper functioning of ICs, clusters, boards, interfaces and systems
Emulation test	Test conducted by the micro processor through emulation (special instance of functional test)
At-speed test	Execution: structural, functional or emulation test at higher speed
Real time test	Execution: structural, functional or emulation test at nominal speed
Analog measurement	Measurement of voltage, frequency, temperature, waveform
Debugging	Interactive test of individual registers, pins, connections or logic functions
Programming	Programming of non-volatile memory (flash, micro controller, PLD)

Our multi-dimensional JTAG/Boundary Scan platform **supports** not only **all** of the above mentioned **applications**, but also offers the option to interactively combine other access methods through open system integration. In this way, we are able to provide a flexible and **universally deployable solution**.


i Further information on **test strategies** and **system integration** is available at
goepel.com/en/esa/integration



Practical **examples** of applications based on **Embedded System Access** technologies

JTAG/Boundary Scan

The Proper Tool for Each Application






Keeping Track of the Entire Workflow

In addition to the **core process** for testing and programming, successful project development also requires a number of **supplementary processes** such as:

- BSDL validation
(BSDL: Boundary Scan Description Language)
- Test program debugging
- Hardware debugging
- Optimisation of testability
- Optimisation of fault coverage

For these processes, too, we offer fully integrated support as part of the available hardware and software platforms, thus ensuring that the **entire workflow** can be covered **in a single system environment**.


Objective		Software/hardware
BSDL validation	<ul style="list-style-type: none"> Syntax check Semantics check Techn bench generation for simulations Physical verification of the BSDL file against the silicon 	<ul style="list-style-type: none"> TAP Checker Syntax & Semantic Checker ATPG/PFD Infrastructure Device Checker Hardware 
Debugging	<ul style="list-style-type: none"> Test program debugging Pin toggling Scan cell toggling Data register watching Data register loading Waveform analysis Network analysis Instructions change Circuit verification Fault isolation Pin status detection 	<ul style="list-style-type: none"> ScanAssist Interactive Pin-Toggler ScanAssist Multi Mode Debugger ScanVision Schematic ScanVision Layout ScanVision Virtual Schematic Advanced Vector Browser PicoTAP, SCANBOOSTER or SCANFLEX Controller 
Test optimisations	<ul style="list-style-type: none"> Testability reviews Optimisation of test coverage Maximisation of throughput Definition of the test strategy Qualification of the integration strategy 	<ul style="list-style-type: none"> Design and Testability Explorer Test Coverage Analyser ScanVision Schematic ScanVision Layout ScanVision Virtual Schematic 

All processes are included in the principle of **graphic project development** on which the SYSTEM CASCON is based.

This is made possible by extremely powerful **visualisation tools**, such as **Mission Assist™** oder **ScanVision™**, which are fully integrated into the software platform. In addition, we offer a broad range of **ATE integration packages** and **automated inspection systems** aimed specifically at test optimisation.




goepel.com/en/esa/integration



BST-AF/E/2012-04

Internet: www.goepel.com

 sales@goepel.fr