Applikation JTAG/Boundary Scan





BSDL Verification • Design Validation • Hardware Debugging • Component Programming • Structural Test • Functional Test • Emulation Test • Mixed Signal Test • Optoelectric Test




The V-Model Leads the Way

Each product life cycle is defined by the following stages:


- hierarchical prototype development and validation
- pilot run production and testing
- field maintenance and repair of serial products.

All of these stages are based on their own processes and require **target-oriented applications**. In essence, the foundation for high product quality is already laid in the development labs.

The **"V-model**" plays a significant part in controlling increasingly complex designs. It defines adequate partial verifications for each hierarchical



The V-model harmonises development and validation -



Overview of a **product life cycle** —

development stage by means of **specific test procedures**. These verifications include:

- structural tests (structural validation of the hardware)
- functional tests (functional validation of the modules)
- integration tests (interface validation of the modules)
- system tests (functional validation of the prototype)

In addition, parametric tests with firmware or hardware specifically programmed in part to optimise the prototype are typically performed in the course of these validations. This leads to a series of **other procedures** such as:

- performance tests (optimisation of the system performance)
- stress tests (optimisation of the system stability)
- reconfigurations (flash/PLD/MCU programming)


Even though the final objectives in the **individual stages of the product life cycle** differ, they use a number of essentially **identical** test and programming **applications**.

Feature	Laboratory	Production	Field	
Objective	marketable prototype	salable batch product	avalable system	
Test focus	design error	• production error	operating error	
Optimisation criteria	 development period validation quality time-to-market fast prototyping reliability testability 	 fault coverage test throughput diagnosis quality test costs yield repair costs 	 diagnosis costs repair time repair costs maintenance costs calibration costs MTTF/MTBF 	
Test processes	 structural test¹ functional test system test integration test performance test stress test 	 structural test¹ functional test system test diagnosis test² self-test² HASS/HALT 	 structural test¹ functional test system test diagnosis test² self-test² remote test² 	
Debugging processes	firmwarehardware	• hardware	 hardware software² 	
Programming processes	PLD/FPGA flash memory micro controller	 PLD/FPGA flash memory micro controller 	 PLD/FPGA² flash memory² micro controller² 	


¹ via JTAG/Boundary Scan ² requires Embedded System Access (ESA)

Access to the unit under test (UUT) in order to execute the desired application is a key issue in the case of all above mentioned processes. Using the Embedded System Access (ESA) offers the unique opportunity to use standardised multi-dimensional platforms for JTAG/ Boundary Scan based instrumentation through all product life cycle stages, while continuing to use existing applications.






BSDL: connecting element between design and test -



Workflow including debugging and test optimisation -



Gradual optimisation of fault coverage -



Keeping Track of the Entire Workflow

In addition to the **core process** for testing and programming, successful project development also requires a number of **supplementary processes** such as:

- BSDL validation
 - (BSDL: Boundary Scan Description Language)
- Test program debugging
- Hardware debugging
- Optimisation of testability
- Optimisation of fault coverage

For these processes, too, we offer fully integrated support as part of the available hardware and software platforms, thus ensuring that the **entire workflow** can be covered **in a single system environment**.

Objectiv	/e	Software/hardware		
BSDL validation	 Syntax check Semantics check Techn bench generation for simulations Physical verification of the BSDL file against the silicon 	 TAP Checker Syntax & Semantic Checker ATPG/PFD Infrastructure Device Checker Hardware 		
Debugging	 Test program debugging Pin toggling Scan cell toggling Data register watching Data register loading Waveform analysis Network analysis Instructions change Circuit verification Fault isolation Pin status detection 	 ScanAssist Interactive Pin-Toggler ScanAssist Multi Mode Debugger ScanVision Schematic ScanVision Layout ScanVision Virtual Schematic Advanced Vector Browser PicoTAP, SCANBOOSTER or SCANFLEX Controller 		
Test optimisations	 Testability reviews Optimisation of test coverage Maximisation of throughput Definition of the test strategy Qualification of the integration strategy 	 Design and Testability Explorer Test Coverage Analyser ScanVision Schematic ScanVision Layout ScanVision Virtual Schematic 		

All processes are included in the principle of **graphic project development** on which the SYSTEM CASCON is based.

This is made possible by extremely powerful **visualisation tools**, such as **Mission Assist**[™] oder **ScanVision**[™], which are fully integrated into the software platform. In addition, we offer a broad range of **ATE integration packages** and **automated inspection systems** aimed specifically at test optimisation.



	GOEPEL electronic GmbH	Authorised Distributor:
	Goeschwitzer Straße 58/60	
•••	07745 Jena / Germany	
	Phone: +49(0)-3641-6896-0	
	Fax: +49(0)-3641-6896-944	
	E-Mail: sales@goepel.com	
	Internet: www.goepel.com	


BST-AF/E/2012-04

Overview: Functional/Emulation Tests, Programming

	Test coverage	С		Controller			
Functional/ emulation tests		Speed ²	PicoTAP	SCANBOOSTER	SCANFLEX	Required I/O modules	Required software tools
Internal chip test	 Connections to core logic Core functions 	• static	•	•	•		• SVF Compiler
Cluster test	 Connections to the cluster Cluster functions Connections within the cluster 	• static	•	•	•		ATPG Clusters (Waveform) ATPG/PFD Clusters (Truth Table)
Unit Under Test Board I/O test	Connectors Peripheral I/Os Board functions Connections within boards Simulated functions by means of DTIF* (Digital Test interchange Format, IEEE 1445)	static at-speed* *PXI or SCANFLEX I/O modules	•	•	•	CION Modules PXI I/O modules SCANFLEX I/O modules	ATPG/PFD IEEE 1445 (DTIF) ATPG/PFD Clusters (Truth Table) ATPG Clusters (Waveform)
Core-assisted RAM access test	 SRAM connections DRAM connections DDR-SDRAM connections Inline buffer 	• at-speed			•		AVTG ¹ Dynamic Memory Access PFD Memory Access VarioTAP IP for micro processor
Levice Core-assisted system bus test	 Bus connections Write and read functions Bus device functions Board and system functions Switches, LEDs, displays 	• at-speed			•		AVTG Bus Devices PFD Clusters (Truth Table) VarioTAP IP for micro processor
LIVO module Core-assisted I/O test	 Analog and digital I/Os Communication bus interface Actuators, sensors System bus interface 	at-speedreal time			•	CION Modules PXI I/O modules SCANFLEX I/O modules including Bus Acces Cables ICT'/FPT'/FCT' channels	AVTG Bus Devices Basic VarioTAP Test Generation VarioTAP IP for micro processor

			Controller		
Programming of components	Test coverage	Speed ²	PicoTAP SCANBOOSTER SCANFLEX	Required I/O modules	Required software tools
PLD/FPGA programming	 Programmable Logic Device (PLDs) Field Programmable Gate Arrays (FPGAs) 	• Depends on the controller	* * *		• PLD Program Generators
Boundary Scan flash programming	Parallel NAND flash memory Parallel NOR flash memory Serial flash memory (I ² C, SPI) Electronic multimedia cards Phase-change memory	Low to medium Recommended: high-speed programming via VarioTAP or ChipVORX	*suitable for small data volumes	_	• Automated Flash ISP (AFPG)
	• On-chip flash of micro controllers (MCU)	High-speed up to turbo-speed* */if flash image transfer via LAN	•	SCANFLEX I/O modules including Bus Acces Cables Option for	Automated VarioTAP Flash ISP (AFPG) VarioTAP IP for micro processor CASCON [®] CASCON [®]
Micro controller programming	Parallel NAND flash memory Parallel NOR flash memory Serial flash memory (I ² C, SPI) Embedded multimedia card (eMMC) Phase change memory	is availabe High-speed up to turbo-speed* *if flash image transfer via LAN	•	flash image transfer via LAN SCANFLEX I/O modules including Bus Acces Cables Option for	Automated VarioTAP Flash ISP (AFPG) ChipVORX IP CASCON"
Core-assisted flash programming	Phase-change memory Parallel NAND flash memory Parallel NOR flash memory Serial flash memory (I ² C, SPI) FPGA boot flash Phase-change memory	• High-speed up to turbo-speed*	•	flash image transfer via LAN	Automated Flash ISP (AFPG) ChipVORX IP
Boundary Scan methods Core-assisted Programming FPGA-assisted Programming					

Applications Based on Embedded System Access (ESA)



Correlation between application, instrumentation and access -




Classification of Target Applications


Each application pursues certain **basic objectives**, such as testing, programming, debugging or validation, and is defined by certain very specific characteristics, such as execution speed, execution environment or interaction with other instruments. In this context, the **following application types** are especially important for **Embedded System Access (ESA)**.

Application type	Key application contents		
Structural test	Checking the proper connection between the various circuitry elements		
Functional test	Checking the proper functioning of ICs, clusters, boards, interfaces and systems		
Emulation test	Test conducted by the micro processor through emulation (special instance of functional test)		
At-speed test	Execution: structural, functional or emulation test at higher speed		
Real time test	Execution: structural, functional or emulation test at nominal speed		
Analog measurement	Measurement of voltage, frequency, temperature, waveform		
Debugging	Interactive test of individual registers, pins, connections or logic functions		
Programming	Programming of non-volatile memory (flash, micro controller, PLD)		


Our multi-dimensional JTAG/Boundary Scan platform **supports** not only **all** of the above mentioned **applications**, but also offers the option to interactively combine other access methods through open system integration. In this way, we are able to provide a flexible and **universally deployable solution**.




Practical examples of applications based on Embedded System Access technologies -



BSDL: connecting element between design and test



Workflow including debugging and test optimisation ·



Gradual optimisation of fault coverage



Keeping Track of the Entire Workflow

In addition to the core process for testing and programming, successful project development also requires a number of **supplementary processes** such as:

- BSDL validation
 - (BSDL: Boundary Scan Description Language)
- Test program debugging
- Hardware debugging
- Optimisation of testability •
- Optimisation of fault coverage •

For these processes, too, we offer fully integrated support as part of the available hardware and software platforms, thus ensuring that the entire workflow can be covered in a single system environment.

Objective		Software/hardware		
BSDL validation	 Syntax check Semantics check Techn bench generation for simulations Physical verification of the BSDL file against the silicon 	 TAP Checker Syntax & Semantic Checker ATPG/PFD Infrastructure Device Checker Hardware 		
Debugging	 Test program debugging Pin toggling Scan cell toggling Data register watching Data register loading Waveform analysis Network analysis Instructions change Circuit verification Fault isolation Pin status detection 	 ScanAssist Interactive Pin-Toggler ScanAssist Multi Mode Debugger ScanVision Schematic ScanVision Layout ScanVision Virtual Schematic Advanced Vector Browser PicoTAP, SCANBOOSTER or SCANFLEX Controller 		
Test optimisations	 Testability reviews Optimisation of test coverage Maximisation of throughput Definition of the test strategy Qualification of the integration strategy 	 Design and Testability Explorer Test Coverage Analyser ScanVision Schematic ScanVision Layout ScanVision Virtual Schematic 		

All processes are included in the principle of graphic project development on which the SYSTEM CASCON is based.

This is made possible by extremely powerful visualisation tools, such as Mission Assist[™] oder ScanVision[™], which are fully integrated into the software platform. In addition, we offer a broad range of ATE integration packages and automated inspection systems aimed specifically at test optimisation.



		J
	Internet: www.goepel.com	
	E-Mail: sales@goepel.com	
	Fax: +49(0)-3641-6896-944	
	Phone: +49(0)-3641-6896-0	
•••	07745 Jena / Germany	
	Goeschwitzer Straße 58/60	
	GOEPEL electronic GmbH	Authorised Distributor: